Physical Design Engineer
Qualcomm — Bangalore
₹18–32 LPA (HireSetu estimate) · 1–5 yrs exp · Full-time · onsite
HireSetu listing reference b968b6 — confirm requirements below, then apply on the employer site.
Quick answer: You carry a design from floorplan through place and route to timing sign-off, hit PPA targets on advanced nodes, and drive a small team while doing it. Netlist2GDS ownership is the requirement that decides who fits here.
From Qualcomm's job posting
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Experience
- Proven experience in managing complex subsystems and small teams.
- Proficiency in complete Netlist2GDS: Floorplan, place and route (PnR), and sign-off convergence, including Static Timing Analysis (STA) and sign-off optimizations.
- Hand on experience in lower technology nodes.
Job Requirements
- Expertise in meeting demanding Power, Performance, and Area (PPA) requirements for complex subsystems/System on Chips (SoCs), place and route, and IP integration.
- Experience in low power design implementation, including Unified Power Format (UPF), multi-voltage domains, and power gating.
- Familiarity with ASIC design flows and physical design methodologies.
- Strong understanding of circuit design, device physics, and deep sub-micron technology.
- Experience working on multiple technology nodes in advanced processes.
- Proficiency in automation to drive improvements in PPA.
- Managing and driving a small team for project execution and PPA targets
Text from Qualcomm's official job posting, formatted by HireSetu. The employer's own page is the final word on details.
HireSetu's note
Scope sits above block level
Two requirements carry the weight. One is complete Netlist2GDS: floorplan, place and route, sign-off convergence including STA and the fixes that follow. The other is managing a small team through PPA targets. When a listing asks for both, you're expected to own a subsystem, defend its numbers, and keep two or three people moving.
Lower nodes and several advanced processes are hands-on asks. Depth counts more than variety: one block taken to clean sign-off at 7nm or 5nm says more than six blocks you only placed and routed.
Sign-off numbers go at the top
Open your CV with block or subsystem size in instances or gates, node, frequency achieved, density and power. Then the flow you actually ran, from synthesis handoff to GDS, and which stages you owned alone. Team driving is part of this job, so any schedule you ran across two or three engineers belongs on the first page.
UPF, multi-voltage domains and power gating go there too, along with automation. Name the Tcl, Python or Perl script, what it replaced and what it saved. 'Automation' on its own tells a reader nothing.
Material to have fresh
Timing corners, OCV and derates, crosstalk, and how you close setup and hold without giving away area. On the low-power side: power domains, isolation cells, level shifters, retention, the UPF machinery that decides whether gating works in silicon. IR drop, EM and DRC sign-off sit close to this work as well.
Device physics is on the list, so short-channel effects and the way deep sub-micron rules tighten are reasonable ground to cover. Moving up from an older node means more rules, more crosstalk, less margin.
Confirm the shape of the job
Ask whether this is a block or a subsystem, which node and which IP, and how big that small team is. Settle who owns sign-off: you, or a separate STA team you hand off to. The split between implementation and methodology work decides what your weeks look like, so get that clear early.
Drafted with AI from Qualcomm's job posting and checked by Prashanth Jakkula before publishing. See our Editorial Policy.
How to apply
- Open Qualcomm's careers site with the Apply button.
- Upload your resume; the site reads it to build your profile.
- Check what it pulled from your resume, answer any questions and submit.
No fees, ever. HireSetu never charges candidates, and no genuine employer asks for money to apply, interview or join. If anyone asks you to pay, stop and report the job.
Similar openings on HireSetu
- Analog Circuit Design Engineer at Intel — Bangalore — VLSI · Full-time
- Staff Memory Circuit Design Engineer at Broadcom — Bangalore — VLSI · Full-time
- Staff Engineer Design at Infineon — Bangalore — VLSI · Part-time
- Software Engineer – Embedded/Firmware at IBM — Bangalore — VLSI · Full-time
View Physical Design Engineer on HireSetu · More Qualcomm jobs · VLSI jobs · Jobs in Bengaluru · Career Insights · FAQ · Companies