ASIC Verification Engineer
NVIDIA — Hyderabad, Telangana
₹12–22 LPA (HireSetu estimate) · 0–2 yrs exp · Freshers eligible · Full-time · onsite · Apply by 28 Dec 2026
HireSetu listing reference 7fe5e1 — confirm requirements below, then apply on the employer site.
Quick answer: A tools and test-framework job at NVIDIA's Hyderabad site, building the infrastructure that lets design and verification teams drive Tegra SOC blocks in RTL simulation, C models, emulation and on real silicon. For 0-2 years, the systems bar is high: you're expected to know how DMA, interrupts, MMU and boot work, and to write code that runs with no OS underneath.
From NVIDIA's job posting
We are looking for a Hardware and Software Developer. The role is multifaceted - SoCV testbench Infrastructure, Bare-metal boot, Silicon Bringup Tools and CPU/SOC/GPU test frameworks. It involves a detailed understanding of the nVidia CPU, GPU, SOC system and boot architectures. The tools and technologies are complex and involve code that coordinates many IPs in the overall SOC. A key part of NVIDIA's strength is our development tools and environments that enable our incredible pace of delivering new technology to the market. We are looking for a creative and hardworking engineer who is passionate about joining a dynamic & agile SoCV/Emulation Infrastructure and test-frameworks team.
What you will be doing
- The work includes building tools, infrastructure, and test frameworks used in RTL-simulations, c-simulations, Emulation, FPGA, and on Silicon.
- You will understand Tegra system architecture, with a focus on all IPs in the SOC that are involved in boot and security features.
- The tools that you build give Design and Verification teams the ability to access registers/memory/DMA engines and other features in their unit. The tools also enable test re-use across multiple platforms (RTL, models, Emulation, and Silicon). The gamut of tools is wide and you also develop features used for Silicon bring up (example: FUSE, ATE, Security, Flash/DMA, Board I2Cs, USB debug devices among others). We strive for the highest quality of test frameworks and tools that we deliver from this team.
- You would assess and build C-model or RTL-simulation capability that allows us to simulate the features before Silicon arrival in a pre-silicon environment.
What we need to see
- BS or MS in Computer Science or Electronics Engineering or equivalent experience with 0-2 years of experience
- Strong programmer who is proficient with C, C++, Python.
- Understanding of SOC and System Architecture.
- Understanding of How the SOC Devices like DMA, interrupt-engines, CPU, boot-devices, MMU/IOMMU function.
- Operating System and Device-Driver concepts and ability to write no-OS test frameworks - i.e tests that run directly on the bare-metal SOC.
- A good programmer takes pride in building scalable and maintainable software.
- Understanding Hardware and/or Software development life cycle.
Way to stand out from the crowd
- Previous experience handling Silicon Bringup and in enabling Emulation/FPGA related test frameworks.
- Exposure to Testbench architectures (C++ testbenches, SV/UVM based testbenches).
- Verilog and System Verilog coding skills are a plus.
With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our elite engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you! We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
#LI-Hybrid
Text from NVIDIA's official job posting, formatted by HireSetu. The employer's own page is the final word on details.
HireSetu's note
Coding and SOC fundamentals are the gate
Two requirements carry the weight: strong C, C++ and Python, and an understanding of how SOC blocks behave. DMA, interrupt engines, CPU, boot devices, MMU and IOMMU. The listing asks for that alongside OS and device driver concepts, and 0-2 years of experience means it's expected from the start.
Verilog and SystemVerilog, UVM testbenches, emulation or FPGA work and prior silicon bringup sit in the stand-out list. Those are tie-breakers. Programming strength is the hard requirement, and RTL exposure doesn't cover for weak C++.
Bare-metal code is the real filter
Tests that run directly on the SOC with no operating system underneath are the part most applicants have never written. No scheduler, no driver stack to lean on. You own the boot path, the memory map and every register you touch, and debugging happens at that level.
A project on an FPGA or a dev board where you brought up a UART, timer or DMA from scratch is closer to this work than anything from an application stack. If it's in C and you can explain what each register write did, put it near the top.
Career moves after a couple of years
The same design shows up across RTL simulation, C models, emulation, FPGA and real silicon, so the tools you build get reused at every stage of a chip's life. They serve Tegra design and verification teams, touching boot, security, FUSE, flash and DMA blocks.
After two years, the moves are into silicon bringup, verification, or platform and driver software. The daily work here is building and debugging infrastructure for other engineers, which is a different job from verifying a block yourself.
Ask about the hybrid tag and your first platform
The posting carries an #LI-Hybrid tag at the bottom while the role is described as onsite in Hyderabad. Ask how many days the team is actually in the lab. Bringup and emulation work needs physical access to boards, and that answers how real the hybrid option is.
Ask which platform a new engineer starts on too: RTL, C-model, emulation, FPGA or silicon. The remit is wide, and the placement decides what you learn in your first year.
Drafted with AI from NVIDIA's job posting and checked by Prashanth Jakkula before publishing. See our Editorial Policy.
How to apply
- Open NVIDIA's careers site with the Apply button.
- Follow the application steps on the site and upload your resume.
- Keep the confirmation email or application number for follow-up.
No fees, ever. HireSetu never charges candidates, and no genuine employer asks for money to apply, interview or join. If anyone asks you to pay, stop and report the job.
Similar openings on HireSetu
- Engineer/Associate Engineer – AI & Automation Engineer at Micron — Hyderabad - Phoenix Aquila — VLSI · Part-time
- Engineer – DDR System Software at Qualcomm — Hyderabad — VLSI · Part-time
- Camera Firmware Engineer at Qualcomm — Hyderabad — VLSI · Full-time
- 2027 Campus Hire Associate Engineer, Software at Qualcomm — Hyderabad — VLSI · Full-time
- Engineer - RF SW - ECE - 2024/25/26 at Qualcomm — Hyderabad — VLSI · Full-time
View ASIC Verification Engineer on HireSetu · VLSI jobs · Jobs in Hyderabad · Career Insights · FAQ · Companies